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I. Summary of Research
The SODR Memory Buffer Control ASIC Research Grant is part of an effort to build a Spacecraft
Optical Disk Recorder (SODR). The SODR system is designed to be a state of the art mass storage
system for future NASA spaceflight missions requiring high rate and large capacity storage systems.
The system goal for the SODR project is to design an expandable system with a 1.2 TByte capacity, a
2.4 GBit/sec data transfer rate and 250 msec access time.
The Memory Buffer Control (MBC) ASIC is a component in the SODR system that performs two
primary functions: (1) buffering data to prevent loss of data during disk access times
(2) converting data formats from a High Performance Parallel Interface Format
(HIPPI) to a Small Computer Systems Interface Format (SCSI II).
In addition to designing a system to meet the functional specifications of the SODR system, develop-
ing an ASIC design capability at NASA, and the dissemination of information for potential
commercial applications were projects goals.
In summary, the following results/activities/devices are a direct result of the SODR Memory Buffer
Control ASIC research grant:
1) Ten 144 pin, 50 MHz CMOS ASICs were designed, fabricated and tested to implement the Memory
Buffer Control Function.
2_)Results of this research effort were published at two conferences:
Robert F. Hodson, Stephen Campbell, An ASIC Memory Buffer Controller for
a High Speed Disk System, 5th NASA Symposium on VLSI Design.
Glenn D. Hines, Stephen G. Jurczyk, Robert F. Hodson, A Spacecraft Mass
Storage Optical Disk System, Twelfth IEEE Symposium on Mass Storage
Systems.
3) The standard cell ASIC design process, with NASA tools for front end design and United Silicon
(US2) tools layout and fabrication, was worked through for the first time in NASA's Flight Electronics
Branch.
II. Project Organization
The SODR Memory Buffer Controller ASIC project team consisted of several different organizations
working together. The technical individuals involved, their affiliations, and primary contributions are
listed below.
Name Affiliations
Robert F. Hodson
Stephen Campbell
Stephen Jurczyk
CNU
CNU (grad. student)
NASA
Gerry Tucker NASA
Glenn Hines NASA
Edward Naddeo
Lawerence Abga
NASA (Co-op)
NASA JOVE Program
Cathy McGowan SAIC
Brian Krieder US2
Primary Contributions
Principal Investigator
ASIC System Design
Master Controller Design
Memory Interface Design
Functional Simulations
Acceptance Testing
Group Controller Interface
Design
Functional Simulations
DAS Testing
Technical Project
Management
Technical Project
Management
System Level Modelling
Board Level Design
HIPPI Device Modelling
Independent Design Review
HIPPI Interface Design
SCSI Interface Design
Functional Simulations
Foundry Technical Contact
ASIC Layout
III. System Design
The SODR System has a modular, expandable design which allows for multiple data I]O ports and
multiple optical disk drives under control of a centralized System Controller. Figure 1 is a block dia-
gram of a fully configured SODR System.
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Figure 1. Fully Configured SODR System.
The basis of the SODR system is a high speed optical disk drive that supports 10 Gbytes capacity, 300
MBit/sec transfer rates, and 150 msec access times. Disks can be cascaded toachievetheappropriate
storage requirement for a particular application. The system was designed with a standard disk inter-
face (SCSI 1/) so that any SCSI II disks that meet capacity and data rate requirements could be used.
This standardized disk interface allows for multiple disk vendors and opens the door for potential
commercial applications.
,: < :,
The System Controller manages the overall system operation by responding to user commands and
maintaining system status information. High level system commands like INITIALIZESYSTEM,
OPEN WRITE, OPEN READ and others are received by the System Controller. The System Con-
troller allocates resources (Data Ports, Group Controllers and Disk Drives) to perform the details of
the data transfer task.
The Group Controller performs the low level data transfer and buffering functions including the con-
trol of the Data Ports which use a HIPPI Protocol and the disk drive interface which uses a SCSI II
Protocol. Each Group Controller is designed to interface with one I/O port and four disk drives. Data
from the I/O Ports is striped across four disk drives to maintain the high I/O Port bandwidth of 600
MBits/sec.
Each group controller consists of a processor which receives commands from the system controller, a
HIPPI I/O Port interface, a SCSI II Disk Interface, four Memory Buffer Control ASICs and 16 Mbytes
of buffer memory.
IV. Memory Buffer Controller ASIC Design
The Group Controller consisting of an I]O Port, four Memory Buffer Control ASiCs along with buffer
memories (4MBytes each), four SCSI II disk drive interfaces and and the Group Controller processor
is shown in Figure 2.
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Figure 2. Group Controller
The MBC ASIC was designed to interface with a specific chip set consisting of:
1) AMCC's $2020/$2021 HIPPI Source/Destination Interface Circuits
2) EMULEX's FAS-366 SCSI Processor
3) Cypress IDT7MP4045 256K x 32 CMOS static RAM memories ....
The best/typical/worse case timing for these devices were used for functional testing of the MBC
design. Pinout of the MBC was designed to interface with these devices with minimal glue logic.
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Functionally the MBC ASIC performs data conversion and data buffering as shown in Figure 3. In
HIPPI to SCSI Mode, 8-bits of a HIPPI data burst arrive from the AMCC HIPPI destination chip. The
8-bit data are buffered and de-multiplexed into 32-bit data before it is sent off-chip to a 4 MByte
memory for buffering. Data are read back from memory and multiplexed into a 16-bit format before
being sent off-chip to the EMULEX SCSI Processor. The data path is reversed in SCSI to HIPPI
Mode. Data comes into the MBC ASIC from the SCSI Processor, it is de-multiplexed, sent to memory,
multiplexed and sent out to the HIPPI source chip. The MBC ASIC can also function in a diagnostic
mode where the Group Controller can read and write the 4 MByte memory through the ASIC. This
mode is useful for testing memory and for checking out either the HIPPI or SCSI interfaces
independently.
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Figure 3. MBC ASIC Data Paths.
The MBC ASIC was designed as five major functional units as shown in Figure 4.
1) Memory Buffer Master Controller
2) HIPPI Interface.
3) SCSI II Interface .......
4) Group Controller Interface.
5) Memory Interface.
Memory Buffer Master Controller (MBMC)
The Memory Buffer Master Controller (MBMC) is designed to provide centralized control over the
various interfaces within the MBC ASIC. It is a large state machine the has the following operating
modes:
TO/FROM HPPI
8-BIT DATA &
CONTROL
Mode 0: Reset
Mode 1: HIPPI to SCSI
Mode 2: SCSI to HIPPI
Mode 3: GC to Memory
Mode 4: Memory to HIPPI
Mode 5: Memory to SCSI
=
i
HPPIt
I/F I
TO GC 8 BIT
DATA & CONTROL
GROUP
CONTROLLER
I/F
i
I
MEMORY I TO/FROM SCSI II
SCSI II I 16-BIT DATA & CONTROL
BUFFER I/F I-_.-...-_
CONTROL
MEMORY I/F
I TO/FROM MEMORY BUFFER
32-BIT DATA & CONTROL
Figure 4.Functional View
For each mode the MBMC performs high level control over the appropriate data transfers. It provides
information to the interfaces about the directionoftransfer and controls the high level data-transfer
timing between the interfaces.
HIPPI Interface
The HIPPI interfacecommunicateswith the AMCC HIPPI sourceanddestinationchip set.These
chipsimplementtheHigh PerformanceParallelInterfaceStandard.Thechipsperform thehigh level
channelconnectprotocolaswell asthe low level datatransfers.TheHIPPIchannelis 32-bitswide.
This is 32-bit datapath is stripedacross4 MBC ASICs,eachcontrollingthetransferof an8-bit data
pathto independentSCSIII diskdrives.TheMBC ASIC onlyimplementsthelow levelcontrolfor the
AMCC chips. It also performs the data transfer functions (burst transfers). The Connect/Disconnect
protocol must be implemented with external logic with the exception of the I-field transfer. The timing
between the Connect/Disconnect and the burst transfers is not critical and therefore was de-coupled to
reduce pinout on the MBC ASIC.
The function of the HIPPI interface is to first issue an I-field during the HIPPI Connect phase and then
handle the data transfer. This is accomplished by writing an I-field to the GC interface and placing the
ASIC in Memory to HIPPI Mode. After a connect is achieved, the mode can be changed to SCSI to
HIPPI and the HIPPI Interface will buffer data it receives from the Memory Interface into burst of 256
bytes. This is accomplished by using a 512x8 FIFO and monitoring its half full flag. As bursts become
available, the data is sent to the AMCC source chip for transfer across the HIPPI channel. When the
MBC ASIC is in HIPPI to SCSI Mode, the HIPPI interface transfers data in the opposite timing and
control to the HIPPI source/destination chips are performed by the HIPPI Interface.
SCSI II Interface
The SCSI II interface communicates with the EMULEX FAS366 SCSI Processor. The MBC ASIC
controls the handshaking for the DMA interface and provides a 16-bit bidirectional data path to the
SCSI Processor. The microprocessor interface to the FAS366 is not controlled by the MBC ASIC and
should be controlled by the Group Controller microprocessor. This interface conains a 256x16 FIFO
for data rate matching between the Memory interface and the SCSI interface. Data is received from the
Memory Interface in HIPPI to SCSI mode and sent to the Memory Interface in SCSI to HIPPI Mode.
The interface contains several small state machines to control the data transfer timing.
Group Controller Interface
The Group Controller interface connects the MBC ASIC to the Group Controller microprocessor.
Since the Group Controller microprocessor has not be chosen yet, a generic memory mapped interface
design was implemented within the MBC ASIC. This interface has an 8-bit data path and five bits of
register selects. Read, Write, and an ASIC Select signal are used to control the data transfers to this
interface. Through the GC Interface the MBC ASIC is controlled by setting modes, checking status or
transferring data. Details of the GC Interface's register mapping are given in ASIC Data Sheet Section
of this report.
Memory Interface
The Memory Interface controls the the low level timing of data transfers to or from the 4 MByte
off-chip buffer memory. The memory is organized into a 1MByte by 32-bit memory. This requires 4
memorychipswith anexternaldecoderlogic.TheMemoryInterfacecancontrolmemorytransfersto
andfrom theHIPPIInterface,theSCSIInterfaceor theGCInterfacedependingontheoperatingmode
of theMBC ASIC.Thememoryfunctionsasacircularbufferusingreadandwrite addressregistersto
point to headandtail of thebufferspace.A memory full status is also maintained by this interface and
can be read via the GC Interface.
V. SODR MBC Data Sheets
Description:
Package/Pins:
Material/Process:
Ratings:
Power Consumption:
Sheets included:
1) Pinout Diagram
2) Signal Description
3) ES2 Pinout Report
4) ES2 I/O Cell Specifications
5) ES2 I/O Cell Library Sheets
6) Register Map
7) SODR Operating Guide
8) US2 Power Calculation Worksheets
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SODR Pinout (bottom view)
Signal Description
PIN NAME : I/O : # : Type : Description
Clock25 : I : I : CMOS : 25MHz Asic Clock
Reset_ : I : I : TrL : Chip Reset (active low)
BIST Test : l : 1 : TTL : BISTTest input
BIST_HResult : O : 1 : T1L : BISTTest Result (HIPPI)
BIST_SResult : O : I : TTL : BISTTest Result (SCSI)
BIST Clock : I : 1 : TrL : BISTTESTCIock
GC I/F:
Asic SEL
GC_Bus[7:0]
GC WR
GC RD
Reg_sel[4:0]
HIPPI I/F:
HPPI_Data[7:0]
DTREQ
NRDEN
RDCLK
SELB0
SELB 1
SELB2
WRCLKD
BSTAV
DEST OE
PAR0
PKTAV
RDYIN
SHBST
Sync
MEM I/F:
Mere_Data[31:0]
Mem_Addrs[ 19:0]
WRITE_
MEM_OE_
SCSI I/F:
SCSI_Data[ ! 5:0]
ASIC 50_clk
DREQ
DACKN_
RDN_
WRN_
:1 :1 :TTL
:1/O :8 : TTL
: 1 : ;TrL
:I : :TTL
:I :5 : TTL
:I/O :8 : TTL
: I : :TTL
:I : :TTL
:I : :TrL
:I : :TTL
:1 : :TTL
:I : : "lq'L
: I : :TTL
:O : :TTL
:O : :TI'L
:O : :TTL
:O : :TTL
: 0 : : "I'FL
:O : :T'fL
: I : :TI'L
:1/O :32: "ITL
: O :20: TTI
:O :1 : TTL
:O :1 : TTL
:I/O :16: TrL
:I :1 : TTL
:1 :1 : TTL
:O :1 : TTL
:O :1 : TTL
:O :1 :TTL
: Asic Select (active low)
: GC Data Bus
: GC Write (active low)
: GC Read (active low)
: GC Register Select
: HIPPI Data Bus
: HIPP! Data Request
- : HIPPI NOT Read Enabled
: HIPPI Read Clock
: HIPPI SELB
: HIPPI SELB
: HIPPI SELB
: HIPPI Write Clock
: HIPPI Burst Available
: HIPPI Destination Output Enable
: HIPPI Parity 0
: HIPPI Packet Available
: HIPPI Ready In
: HIPPI Short Burst
: HIPPI Synchronized True
: Memory Data Bus
: Memory Address
: Memroy Write (active low)
: Memory Output Enable (active low)
: SCSI Data Bus
: 50MHz SCSI Clock
: SCSI Data Request
: SCSI Data Acknowledge (active low)
: SCSI Read (active low)
: SCSI Write (acitve low)
* "*** "*** ***" * S I L I C 0 N W O R K O R D E R S *
* **** **** **** * D E V I C E P I N - 0 U T S H E E T *
* DATE: * PACKAGE TYPE: * PRODUCT NO:
* 30/11/1993 * BGAI44S * 10248 *
*BND:PAD:FT :PT : PIN : ES2 DATA
*PIN:PIN:PIN:PIN: FUNC : SHEET
: PIN CUST :PAD CENTRE *
: NAME :COORDINATES*
* i: : : : I/O : IORIP : Mem Data<8> : 3279,-2827*
* 2: : : : I/O : IORIP : Mem_Data<10> : 3279,-2664*
* 3: : : : I/O : IORIP : Mem_Data<16> : 3279,-2461-
* 4: : : : I : IPS8G : GC RD : 3279,-2329*
* 5: : : : VDDX : PWRPY : pwr : 3279,-2197"
* 6: : : : I/O : IORIP : Mem_Data<9> : 3279,-2065"
* 7: : : : I/O : IORIP : Mem_Data<7> : 3279,-1933"
* 8: : : : GNDX : GNDPY : gnd : 3279,-1801"
* 9: : : : I/O : IORIP : Mem_Data<5> : 3279,-1669-
* i0: : : : I/O : IORIP : Mem_Data<4> : 3279,-1537"
* ii: : : : I/O : IORIP : Mem Data<6> : 3279,-1405"
* 12: : : : I/O : IORIP : Mem_Data<l> : 3279,-1273-
* 13: : : : I/O : IORIP : Mem_Data<2> : 3279,-1141-
* 14: : : : I/O : IORIP : Mem_D@ta<3> : 3279,-i009,_
* 15: : : : I/O : IORIP : Mem_Data<0> : 3279,-877 *
* 16: : : : I : IPS8G : GC WR : 3279,-745 *
* 17: : : : GNDC : GNDCO : gnd : 3279,-613 *
* 18: : : : VDDC : PWRCO : pwr : 3279,-481 *
* 19: : : : I : IPS8G : WRCLKD : 3279,-349 *
* 20: : : : I : IPS8G : DTREQ : 3279,442 *
* 21: : : : I : IPS8G : SELB0 : 3279,574 *
* 22: : : : I : IPS8G : RDCLK : 3279,706 *
* 23: _ : : : I : IPS8G : SELBI : 3279,838 *
* 24: : : : I : IPSSG : SELB2 : 3279,970 *
* 25: : : : GNDX : GNDPY : gnd : 3279,1102 *
* 26: : : : I : IPS8G : NRDEN : 3279,1234 *
* 27: : : : I/O : IOSIP • HPPI Data<3> : 3279,1366 *
* 28: : : : I/O : IOSIP : HPPI_Data<2> : 3279,1498 *
* 29: : : : I/O : IOSIP : HPPI_Data<4> : 3279,1630 *
* 30: : : : VDDX : PWRPY : pwr : 3279,1762 *
* 31: : : : I/O : IOSIP : HPPI_Data<5> : 3279,1894 *
* 32: : : : I/O : IOSIP : HPPI Data<l> : 3279,2033 *
* 33: : : : 0 : OPRIU : BSTAV : 3279,2189 *
* 34: : : : GNDX : GNDPY : gnd : 3279,2361 *
* 35: : : : I/O : IOSIP : HPPI_Data<6> : 3279,2547 *
* 36: : : : I/O : IOSIP : HPPI Data<0> : 3279,2832 *
* 37: : : : O : OPS4U : PAR0-- : 2843,3242 *
* 38: : : : O : OPRIU : DEST_OE : 2688,3242 *
* 39: : : : I/O : IOSIP : HPPI Data<7> : 2467,3242 *
************************_***************************_.*************************
* PIN DISTRIBUTION:
* GND : 0 GNDC : 2 GNDX : ii
* VDD : 0 VDDC : 2 VDDX : I0
* VDDP : 0 VDCP : 0 AVDR : 0
* AVDD : 0 AGND : 0 AGNR : 0
* I : 22 0 : 33 I/O : 64
* AIN : 0 AOUT : 0 AI/O : 0
* TRI : 0 VDXP : 0 NC : 0
PIN FUNCTION: GND : Digital gnd *
GNDC : Core gnd GNDX : Periphery gnd *
VDD : Dig. pwr VDDX : Periphery pwr *
VDDC : Core power VDDP : Power-on Rst *
VDCP : Core POR AI/O : Analog bidir *
AVDD : Analog pwr AGND : Analog gnd *
AVDR : Ref. high AGNR : Ref. low *
AIN : Analog in AOUT : Analog output *
I : Input 0 : Output *
I/O : Bidir TRI : Tristate *
* ES2 DATA SHEET: FOR INTERNAL USE BY ES2.
**************************************************W****************************
*BND:PAD:FT :PT : PIN : ES2 DATA
*PIN:PIN:PIN:PIN: FUNC : SHEET
: PIN CUST :PAD CENTRE *
: NAME :COORDINATES*
* 40: : : : O : OPRIU : PKTAV
* 41: : : : GNDX : GNDPYPOR : gnd
* 42: : : : VDDX : PWRPY : pwr
* 43: : : : I : IPS8G : ASIC SEL
* 44: : : : 0 : OPRIU : RDYIN --
* 45: : : : O : OPRIU : BIST HResult
* 46: : : : I : IPS8G : BIST--Test
* 47: : : : O : OPRIU : SHBST
* 48: : : : I : IPS8G : BIST Clock
* 49: : : : O : OPRIU : BIST SResult
* 50: : : : I : IPS8G : sync
* 51: : : : GNDC : GNDCO : gnd
* 52: : : : I/O : IORIP : GC Bus<4>
* 53: : : : I/O : IORIP : GC Bus<3>
* 54: : : : VDDX : PWRPY : pwr
* 55: : : : GNDX : GNDPY : gnd
* 56: : : : I/O : IORIP : GC Bus<2>
* 57: : : : I/O : IORIP : GC Bus<l>
* 58: : : : I/O : IORIP : GC--Bus<5>
* 59: : : : I/O : IORIP : GC Bus<6>
* 60: : : : I : IPS8G : Reg sel<0>
* 61:- : : : I/O : IORIP : GC Bus<0>
* 62: : : : I/O : IORIP : GC Bus<7>
* 63: : : : VDDX : PWRPY : pwr
* 64: : : : I : IPS8G : RESET
* 65: : : : GNDX : GNDPY : gnd
* 66: : : : I : IPS8G : Reg_sel<l>
* 67: : : : I : IPS8G : ASIC 50 clk
* 68: : : : 0 : OPSIU : DACKN
* 69: : : : I : IPS8G : Reg_sel<2>
* 70: : : : I : IPS8G : Reg_sel<3>
* 71: : : : I : IPS8G : DREQ
* 72: : : : 0 : OPSIU : WRN
* 73: : : : I/O : IORIP : SCS_ Data<0>
* 74: : : : I : IPS8G : Reg_sel<4>
* 75: : : : I : IPS8G : ASIC CLOCK
* 76: : : : I/O : IORIP : SCSI Data<l>
* 77: : : : I/O : IORIP : SCSI Data<3>
: 2335,3242 *
: 2203,3242 *
: 2071,3242 *
: 1939,3242 *
: 1807,3242 *
: 1675,3242 *
: 1543,3242 *
: 1411,3242 *
: 1279,3242 *
: 1147,3242 *
: 1015,3242 *
: 883, 3242 *
: 751, 3242 * .......
: 619, 3242 *
" -172,3242 *
" -304,3242 *
: -436, 3242 *
" -568, 3242 *
: -700, 3242 *
: -832,3242 *
• -964,3242 *
:--1096,3242 *
:-1228, 3242 *
:-1360, 3242 *
:-1492, 3242 *
:-1624, 3242 *
:-1756, 3242 *
:-1888, 3242 *
:-2020, 3242 *
:-2152,3242 *
:-2315,3242 *
:-2687,3242 *
:-2862,3242 *
:-3279,2830 *
:-3279,2546 *
:-3279,2361 *
:-3279,2189 *
:-3279,2032 *
m
* 78: : : : VDDC : PWRCO : pwr :-3279,1893 *
*******************************************************************************
* PIN DISTRIBUTION: PIN FUNCTION: GND : Digital gnd *
* GNDC : Core gnd GNDX : Periphery gnd *
* GND : 0 GNDC : 2 GNDX : ii VDD : Dig. pwr VDDX : Periphery pwr *
* VDD : 0 VDDC : 2 VDDX : I0 VDDC : Core power VDDP : Power-on Rs% *
* VDDP : 0 VDCP : 0 AVDR : 0 VDCP : Core POR AI/O : Analog bidir
* AVDD : 0 AGND : 0 AGNR : 0 AVDD : Analog pwr AGND : Analog gnd *
* I : 22 0 : 33 I/O : 64 AVDR : Ref. high AGNR : Ref. low *
* AIN : 0 AOUT : 0 AI/O : 0 AIN : Analog in AOUT : Analog output *
* TRI : 0 VDXP : 0 NC : 0 I : Input 0 : Output *
* I/O : Bidir TRI : Tristate *
* ES2 DATA SHEET: FOR INTERNAL USE BY ES2. .
*******************************************************************************
***********************************_***_********_******************************
* :*** "*** ***" * S I L I C 0 N W 0 R K O R D E R S *
* **** **** **** * D E V I C E P I N - O U T S H E E T *
* DATE: * PACKAGE TYPE: * PRODUCT NO: *
* 30/11/1993 * BGAI44S * 10248 *
*BND:PAD:FT :PT : PIN : ES2 DATA
*PIN:PIN:PIN:PIN: FUNC : SHEET
: PIN CUST :PAD CENTRE *
: NAME :COORDINATES*
* 79: : : : I/O : IORIP : SCSI Data<4>
* 80: : : : I/O : IORIP : SCSI Data<2>
* 81: : : : GNDX : GNDPY : gnd
* 82: : : : 0 : OPSIU : RDN
* 83: : : : I/O : IORIP : SCSI Data<5>
* 84: : : : I/O : IORIP : SCSI--Data<7>
* 85: : : : I/O : IORIP : SCSI Data<6>
* 86: : : : VDDX : PWRPY : pwr --
* 87: : : : I/O : IORIP : SCSI Data<8>
* 88: : : : I/O : IORIP : SCSI Data<10>
* 89: : : : I/O : IORIP : SCSI Data<ll>
* 90: : : : I/O : IORIP : SCSI--Data<9>
* 91: : : : I/O : IORIP : SCSI Data<12>
* 92: : : : I/O : IORIP : SCSI Data<14>
* 93: : : : GNDX : GNDPY :gnd --
* 94: : : : I/O : IORIP : SCSI Data<13>
* 95: : : : I/O : IORIP : SCSI Data<15>
* 96: : : : VDDX : PWRPY : pwr --
* 97: : : : O : OPRIU : Mem Addrs<0>
m
* 98: : : : O : OPRIU : Mem Addrs<l>
* 99:" : : : 0 : OPRIU : Mem Addrs<3>
*i00: : : : 0 : OPRIU : Mem Addrs<10>
*i01: : : : 0 : OPRIU : Mem Addrs<4>
"102: : : : O : OPRIU : Mem Addrs<2>
"103: : : : 0 : OPRIU : Mem Addrs<9>
"104: : : : 0 : OPRIU : Mem Addrs<14>
"105: : : : 0 : OPRIU : Mem Addrs<5>
"106: : : : 0 : OPRIU : Mem Addrs<8>
"107: : : : 0 : OPRIU : Mem Addrs<13>
"108: : : : O : OPRIU : Mem--Addrs<15>
"109: : : : 0 : OPRIU : Mem Addrs<7>
*ii0: : : : 0 : OPRIU : Mem Addrs<12>
*iii: : : : 0 : OPRIU : Mem--Addrs<16>
"112: : : : 0 : OPRIU : Mem Addrs<ll>
"113: : : : 0 : OPRIU : Mem Addrs<6>
"114: : : : 0 : OPRIU : Mem Addrs<17>
"115: : : : 0 : OPRIU : WRITE
"116: : : : 0 : OPRIU : Mem Addrs<18>
* PIN DISTRIBUTION:
* GND : 0 GNDC : 2 GNDX : ii
* VDD : 0 VDDC : 2 VDDX : i0
* VDDP : 0 VDCP : 0 AVDR : 0
* AVDD : 0 AGND : 0 AGNR : 0
* I : 22 0 : 33 I/O : 64
* AIN : 0 AOUT : 0 AI/O : 0
* TRI : 0 VDXP : 0 NC : 0
PIN FUNCTION: GND : Digital gnd *
GNDC : Core gnd GNDX : Periphery gnd *
VDD : Dig. PW< VDDX : Periphery pwr *
VDDC : Core power VDDP : Power-on Rst *
VDCP : Core POR AI/O : Analog bidir *
AVDD : Analog pwr AGND : Analog gnd *
AVDR : Ref. high AGNR : Ref. low *
AIN : Analog in AOUT : Analog output *
I : Input 0 : Output *
I/O : Bidir TRI : Tristate
* ES2 DATA SHEET: FOR INTERNAL USE BY ES2.
*******************************************************************************
........................................._ __< _:_< _<__ _ __ < __:__ _ __ __>__:_<_i_i_i_<_!_!_i_i<i_!_<i__i_i_i_!_i_!_!_ii_i!_!_i_!i_ii_i_i_!_i__!_i!_i!ii_ii :i _iii i !i ! !<!i _ i_! ! iii_ii!iiiiiii_ii_iiiiii_ii!iii_!ii_i_iiii_ii_iiiii_iiiii_iiiiiii_iiiiiiiiii_iiii_iiiiiiii_iiiiiii_iii_i_iiiii_iiiii_iii_ii_
* "*** "*** ***" * S I L I C O N W O R K O R D E R S *
* **** **** **** * D E V I C E P I N - 0 U T S H E E T *
* DATE: * PACKAGE TYPE: * PRODUCT NO: *
* 30/11/1993 * BGAI44S * 10248 *
*BND:PAD:FT :PT : PIN : ES2 DATA
*PIN:PIN:PIN:PIN: FUNC : SHEET
: PIN CUST :PAD CENTRE *
: NAME :COORDINATES*
"118: : : : I/O : IORIP : Mem Data<24>
"119: : : : 0 : OPRIU : Mem Addrs<19>
"120: : : : I/O : IORIP : Mem Data<23>
"121: : : : GNDX : GNDPY : gnd
"122: : : : I/O : IORIP : Mem Data<31>
"123: : : : I/O : IORIP : Mem Data<30>
"124: : : : I/O : IORIP : Mem Data<22>
"125: : : : I/O : IORIP : Mem Data<29>
"126: : : : O : OPRIU : MEM OE
"127: : : : I/O : IORIP : Mem Data<15>
"128: : : : I/O : IORIP : Mem Data<28>
"129: : : : VDDX : PWRPY : pwr
"130: : : : I/O : IORIP : Mem Data<21>
"131: : : : GNDX : GNDPY : gnd
"132: : : : I/O : IORIP : Mem Data<14>
"133: : : : I/O : IORIP : Mem Data<27>
"134: : : : I/O : IORIP : Mem Data<20>
"135: : : : I/O : IORIP : Mem Data<26>
"136: : : : I/O : IORIP : Mem Data<25>
"137:" : : : I/O : IORIP : Mem Data<f9>
"138: : : : I/O : IORIP : Mem Data<13>
"139: : : : I/O : IORIP : Mem Data<lS>
"140: : : : VDDX : PWRPY : pwr--
"141: : : : I/O : IORIP : Mem Data<12>
"142: : : : I/O : IORIP : Mem Data<ll>
"143: : : : I/O : IORIP : Mem Data<17>
:-1359,-3242"
:-1227,-3242"
:-1095,-3242"
: -963,-3242*
: -831,-3242"
: -699,-3242*
: -567,-3242*
: -435,-3242"
• -303, -3242*
" -171, -3242*
: 620, -3242*
: 752,-3242*
: 884,-3242"
: 1016,-3242"
: 1148,-3242"
: 1280,-3242"
: 1412,-3242"
: 1544,-3242"
: 1676,-3242"
: 1808,-3242"
: 1940,-3242"
: 2072,-3242"
: 2204,-3242"
: 2336,-3242*
: 2468,-3242*
: 2707,-3242*
"144: : : : GNDX : GNDPY :gnd : 2863,-3242*
* PIN DISTRIBUTION:
* GND : 0 GNDC : 2 GNDX : ii
* VDD : 0 VDDC : 2 VDDX : i0
* VDDP : 0 VDCP : 0 AVDR : 0
* AVDD : 0 AGND : 0 AGNR : 0
* I : 22 O : 33 I/O : 64
* AIN : 0 AOUT : 0 AI/O : 0
* TRI : 0 VDXP : 0 NC : 0
PIN FUNCTION: GND : Digital gnd *
GNDC : Core gnd GNDX : Periphery gnd *
VDD : Dig. pwr VDDX : Periphery pwr *
VDDC : Core power VDDP : Power-on Rst *
VDCP : Core POR AI/O : Analog bidir *
AVDD : Analog pwr AGND : Analog gnd *
AVDR : Ref. high AGNR : Ref. low *
AIN : Analog in AOUT : Analog output *
I : Input 0 : Output *
I/O : Bidir TRI : Tristate *
* ES2 DATA SHEET: FOR INTERNAL USE BY ES2.
......... _ .... , _ _ _ _ _:,/z_,_ _ _ _ __ :_ _:i ¸ ! __: _!_:_ii!i:!_i_iii_i_/_!/!!i/!_i!iiii:!!/i_ii_/!_!_iL_ii_i_:_i_!i_/i_i_i:_i_i_:!_ii_!i_!_iiiii_i_iii_!iiii_iiiiiiiii_iii_i_iiiiiii_iii_iiiiiii_iiiiiii_iii_iiiiiiiiiiiiiiii
ES2 ECPDIO Library Databook Standard Cell Libraries
1.2
1.2.1
1,2.1.1
Family Specifications
i
These specifications apply to the following processes: ECPD15, ECPD12 and
ECPD 10.
Electrical Characteristics
Recommended Operating Conditions
This is the range for which ES2's library cells have been characterised. Opera-
tion of a device outside this range may result in the device failing to meet
some of its specifications.
I ....... I ............... I ....... I ....... I ..... I ..................... I
IS_WSOL I P^zx=rr_ I uz, I rYP I _x I UNIT CONDITIONS I
I ....... I I- --I ..... I.... t .................... t
I VDD I DC supply I =.5 I 5.0 I s.s I v
I I voltage I I I I
I....... I ............... I ....... I ....... I ....... I .....................
[ vI DO input I o I I VDD I v I
I
I vo
I
I
I .......
I TR
I
I
I TR
I
# TF
I
I
I TF
I
voltage I I I I
I ....... I ....... I...... I .......
Dc output I o I I VDD f V
voltage I I I I
I ....... I ....... I ....... I .....................
Operating free I - 55 _ I +125 _ C Military
air temp range[ - 40 _ [ + 85 _ C Industrial
Input rise _ _ [ 300 I ns 10w_-%0_
time _ I [ _ C_OS and TTL
............... I..... I....... I....... I....................
Input rise ( [ _ No _ triggers
time [ [ I Limit I CUOS and TTL
..............I ......I.......I.......l.......
Input fall _ l l 300 l na @0%-i0_
time J J I l CMOS and TTL
............... I....... I...... l....... I....... ..............
Input tall t I J No _ triggers
time [ [ I Limit i twos and TTL
............... i....... I...... J....... i....... '.............
See the characterisation information in Section 1.2.2 for definitions of the con-
ditions used in this table.
Standard Cell Libraries ES2 ECPDIO Library Databook
1.2.1.2 Absolute Maximum Ratings
Operation of a device outside this
device and/or affect reliability,
....... I ............... I ....... t
SYMBOL I PARAMETER I MIN
.......I...............I.......I
VDD DC supply _ -0.5
voltage J
range may cause permanent damage to the
....... I ....... I ..............
I MAX I UNIT 1 CONDITIONS
I v.o I v I
I I I
...................... I ....... I ....... I ....... I ..............
VI DC input -0.5 IVDD+O.SJ V Or see +-Ilk
voltage I I
VO DE: output -0.5 JVDD+0.5 1 V Or see +-lOk
voltage
+-Ilk j DC input
I diode current
+-IOk I DC output
diode current
I
I I
.......I ...... I......
I ..... I lo I =^ vi <-o.sv
J [ VI > VDD+O.SV
....... I...... I....... I..............
I 2o I =^ I vo<-o._v
.I .1 __. I VO > VDD+O.SV
I I I Output
I i t tristate
....... I ............... I....... I....... I....... I
IOLMAZ( Continuous • I JIOLX2.0[ mA I Industrial
output currentJ IIOLXI.5[ m^ I Military
.......I...............l.......I.......I.......I
IORIL_XI Continuous - [ lIo_x2.ol mA I Industrial
I output current I IIOHX1.51 mA I Military
.......I...............I.......I...... I.......I
TSG Storage - 65 J +150 I C J
temperature J J I
.............. I.......I.......[..............
TSH Time Of J 5 J sec J
OUtputs shorted J J I
.............. I ....... t ....... I ..... =........
TA Operating free - 55 J +125 I C J Military
air temp range - 40 J + 85 I C I Industrial
...............I.......I.......I..... I..............I.......
Applies to external output or bi-directional pads. See datasheets for IOL and
IOH.
See the characterisation information in Section 1.2.2 for definitions of the con-
ditions used in this table.
ES2 ECPDIO Library Databook
1.2.1.3
Standard Ceil Libraries
Input/Output Characteristics (Padlib2 Library Only)
(Industrial temperature ran0e ' VDD = 4.5 to 5.5V, TA = -40 to +85 C)
I....... t............... I....... _....... I....... I.......
I SYMBOL I PARAMETER [ _IN [ TYP [ MAX { UNIT
I.......I..............I ......I.......I.......I........
{ VOH Hizh level IVDD-O.0b I _ V
[ output voltagel I I I
I ...................... _....... I ....... I ....... I ......
I VOL Lo. level 1 I I o.o_ I v
[ output voltege I I I I
I ....... I ............... I ....... I ....... I....... I ......
I vo. _i_h level IVDD-O._I I I v
output voltagel I I I
I..................... I....... I....... I....... I....................
[ VOL Lo. level I I I 0.5 I V IOL = rated
J output voltage( I J I Joutput current
I......................I...... I.......I...... I.................. i
I IOZ Hich impedence_ _ I 2.0 I _ VDD = 5.5V
I OUtput leakage[ [ _ 1.0 [ _ VDD = _.OV
I current _ _ _ I
I (bidir cells) [ _ [ [-
....... [............... I....... I....... I...... I.....................
[ VIH
vzu
I vi.
I
I VIL
I
I ....... i
[ ZIH
I
[ ZIL
I
..............
CONDITIONS I
.............. I
IOH.= 0 =A I
I
.............. i
IOL = 0 mA I
.............. I
IOH = rated
output current
-. ............ {
TTL
High level I 70%VDD[ I I V CWOS
input voltege I I I I
............... I....... I ....... I....... I.....................
LOw level l I _ 30_VDD I V CMOS
input voltegel I I I
I ...... I ....... I ....... I .......
Si_h level I 2.O0V I t I V
input voltage( I [ l
l.......{......{......{....
Low level { { [ O.m0 [ V TTL
input voltage_ [ [ {
Input leakage I { [ 1.00 [ _IA VIN=VDD=5.SV
wlo pull-up { _ { 0.50 { _A VIN=VDD=3.0V
...............I .....I.......I......I.......
Input leakage { l I I.O0 { {J.A !VIN=O VDD=5.SV
w/O pull-up [ { { 0.50 I _LA VIN=O VDD=3.0V
..............I ......I......i.......I.....................
See the characterisation information in Section 1.2.2 for. definitions of the con-
ditions used in this table.
/ ES2 PadLib2 l,.
Bidirectional i/0 cell
4mA tri-state output
with half di/dt
TTL inverting input
PARAMETER VALUE
Size
C_PAD
Cin_ENB
CIn_OUT
FonouLlN
Fonout_PAD
total cop
transistors
130.5"399.8
: 4
0.086
0.085
0.91
100.0
6.73
30
UNIT
um2
- pF
pF
pF
pF
pF
pF
buffer
buffer
FEB 91
IOR1P
IORIP
PARAMETER
IIH
IlL
V]L
_3H
IOZ
VOL
VOL
VOH
VOH
CONDmONS
V]=VCC, temp=full range
V]=O, temp=full range
VCC worst case VCC=4.5V
VCC worst case VCC=5.SV
VOZ= VCC or 0V
]OL=+5.SmA & VCC=4.5V
IOL=+4.0mA & VCC=4.SV
]OH=--5.5mA & VCC=4.SV
]OH=-4.0mA & VCC=4.5V
l MILITARYMIN MAX
-10 10
-10 10
- 0.8
2.0
-10 10
- 0.5
m
4.0
INDUSTRIAL
MIN MAX
-10 10
-10 10
- 0.8
2.0
-10 10
- 0.5
4.0
UNIT
uA
uA
V
V
uA
V
V
V
V
PARAMETER
tplh
tphl
tphz
tplz
tpzl
tplz
tplh
tphl
6tplh
Atphl
Atplh
Atphl
FROM
OUT
OUT
ENB
ENB
ENB
ENB
PAD
PAD
OUT
OUT
PAD
PAD
TO
PAD
PAD
PAD
PAD
PAD
PAD
IN
IN
PAD
PAD
IN
IN
MIN TYP MAX MIL
1.40 3.50 7.71 9.29
1.11 2.79 6.13 7.38
1.58 3.96 8.71 10.5
1.30 3.24 7.13 8.59
1.08 2.78 5.94 7.15
1.32 3.30 7.26 8.74
_ 0.073 0.18 0.40 0.48
-0.042 0.10 0.23 0.28
0.Q15 0.036 0.080 0.096
0.016 0.040 0.089 0.11
0.41 1.04 2.28 2.75
0.11 0.27 0.59 0.71
UNIT
ns
ns
ns
ns
ns
ns
as
as
ns/pF
ns/pY
ns/pF
ns/pF
E S 2 P a d Li b 2
REV. 1.1
FEB 91
Bidirectional I/0 cell I0 _ 1P
4mA tri-state output buffer ._-
TTL inverting input buffer "-----.
PARAMETER VALUE UNIT
Size
C_PAD
Cin_ENB
Cin_OUT
Fonout._lN
Fonout_ PAD
totol cop
transistors
130.5"399.8
4
0.086
0.085
0.91
100.0
6.76
30
um2
pF
pF
pF
pF
pF
pF
10S1P
=ARAMETER
I
IIH
IlL
VIL
VIH
IOZ
VOL
VOL
VOH
VOH
PARAMETER
tplh
tphl
tphz
CONDITIONS
V]=VCC, temp=full ronge
V1=0, temp=full ronge
VCC worst cose VCC=4.5V
VCC worst cose VCC=5.5V
VOZ= VCC or OV
IOL=+5.SmA & VCC=4.5V
IOL=+4.0mA & VCC=4.SV
IOH=-5.5mA & vec=4.5V.
IOH=-4.0mA & VCC=4.5V
MILITARY
MIN MAX
-10 10
-10 10
- 0.8
2.0
-10 10
w
- 0.5
4.0
INDUSTRIAL
MIN MAX
-10 10
-10 10
-- 0.8
2.0
-10 10
- 0.5
4.0
FROM
OUT
OUT
ENB
TO
PAD
PAD
PAD
UNIT
uA
uA
V
V
uA
V
V
V
V
tplz
tpzl
tplz
tplh
tphl
t_tplh
_tphl
5tplh
_tphl
ENB
ENB
ENB
PAD
PAD'
OUT
OUT
PAD
PAD
PAD
PAD
PAD
IN
IN
PAD
PAD
IN
IN
MIN TYP MAX M]L UNIT
0.63 1.57 3.45 4.16
0.61 1.54 3.38 4.07
0.65 1.63 3.59 4.32
0.58 1.45 3.19 3.84
0.48 1.21 2.66 3.20
0.54 1.36 2.99 3.60
0.07.3 0.18 0.40 0.48
0.042 0.10 0.2,3 0.28
0.012 0.031 0.068 0.082
0.013 0.0,33 0.07,.3 0.088
0.41 1.04 2.28 2.75
0.11 0.27 0.59 0.71
ns
ns
ns
ns
ns
ns
ns
ns
ns/pF
ns/pF
ns/pF
n s/p F
ES2 PadLib2
FEB 91
TTL input buffer IPSSG
PARAMETER VALUE UNIT
Size
C_PAD
FonouLIN
Iota! cap
transistors
130.5"399.8
3
3.24
2,59
13
um2
pF
pF
pF
_ARAMETER CONDITIONS
IIH
IlL
V1L
VIH
M]=VCC, tamp=full range
VI=O. tamp=full range
VCC worst case VCC=4.5V
VCC worst case VCC=5.5V
MILITARY
MIN MAX
-10 10
-10 10
- 0.8
2.0
INDUSTRIAL
MIN MAX
-10 10
-10 10
- 0.8
2.0
UNIT
uA
uA
V
V
PARAMETER
tplh
tphl
Atplh
Atphl
FROM
PAD
PAD
PAD
PAD
TO
IN
IN
IN
IN
MIN
0.10
0.23
0.13
0.10
TYP
0.25
0.56
0.33
0.26
MAX
0.56
1.24
0.73
0.57
MIL
0.67
1.49
0.88
0.69
UNIT
ns
ns
ns/pF
ns/pF
ES2 PadLib2 process ECPD10REV. 1.1
4mA output buffer
with half di/dt
FEB 91
0PRIU
PARAMETER VALUE UNIT
Size
C_PAD
Cin_OUT
Fanout_PAD
totol cap
tronsistors
130.5"399.8
4
0.085
100.0
5.44
14
urn2
pF
pF
pF
pF
MILIIARY INDUSTRIAL UNIT
=ARAMETER CONDITIONS MIN MAX MIN MAX
VOL
VOL
VOH
VOH
IOL=+5.5mA & VCC=4.5V
IOL=+4.0mA & VCC=4.5V
IOH=-5.SmA & VCC=4.5V
]OH=-4.0rnA & VCC=4.5V
- 0.5
4.0
- 0.5
4.0 -
V
V
V
V
PARAMETER
tplh
tphl
Atplh
Atphl
FROM
OUT
OUT
OUT
OUT
TO
PAD
PAD
PAD
PAD
MIN TYP MAX MIL
1.46 ,.3.65 8.0,5 9.67
1.1,3 2.83 6.23 7.50
0.015 0,037 0.081 0.098
0.017 0.041 0.091 0.11
UNIT
ns
ns
ns/pF
ns/pF
............. :: :_ ............__:_:_:_: :,:.........:_<:: _: _ _ <:: : :: • :_ _<<_::_i•_••_ •:_ _ _? _,< :i>: :¸<_!%:_:_:_>1%:::_!ii:i!< !:ii!!>:Y!<!ii<ii:iilz::_! !_!<:_<:!!i_!i!i_!i_iiiiii_i_i_i_i_iii_i_i_i_iiiii_i_iiii_ii_i!iiiii!i_]iiiii_iiiiii!iiiiii_iiiiiiiiiiii_ii_ii_i_iiiii__
FEB 91
4mA output buffer OPS1 U
PARAMETER VALUE UN]T
Size
C_PAD
Cin_OUT
FonouLPAD
total cop
transistors
130.5"399.8
4
0.085.
100.0
5.18
12
um2
pF
.... pF
pF
pF
MILITARY INDUSTRIAL
=ARAMETER CONDITIONS MIN MAX MIN MAX UNIT
VOL
VOL
VOH
VOH
]OL=+5.5mA & VCC=4.SV
IOL=+4.0mA & VCC=4.5V
]OH=-5.5mA & VCC=4.5V
]OH=-4.0mA & VCC=4.5V
- 0.5
4.0
- 0.5
4.0
V
V
V
V
PARAMETER FROM TO M1N TYP MAX MIL UNK
tplh
tphl
Atplh
Atphl
OUT
OUT
OUT
OUT
PAD
PAD
PAD
PAD
0.46 1.14 2.51 3.02
0.49 1.23 2.71 3.26
0.013 0.032 0,0701 0.084
0.014 0.034 0.075 0.090
ns
ns
ns/pF
ns/pF
Register Map
Description: This file lists the names and addresses for the registers used in the SODR Memory
Buffer Controller ASIC.
Dec. Hex
Addrs " Addrs • Register • Type • Comments
0 - 00 -None N/A :NOTUSED
1 : 01 : HPPI STATUS : Read : Tfi-state outputs
2 : 02 : HPPI CONTROL : Write : Register outputs
3 : 03 : HPPI Interrupt : Read : Tri-state outputs
4 : 04 : IFIELD : Write : Register outputs
5 " 05 • Transfer Counter [LSB] Read/Write -
6 : 06 • Transfer Counter • Read/Write "
7 • 07 Transfer Counter Read/Write -
/
8 • 08 - Transfer Counter : Read/Write -
9 " 09 • Transfer Counter : Read/Write -
10 - 0A • Transfer Counter [MSB] "Read/Write -
11 " 0B System Status Read Read
12 " 0C • System Mode Write Write
• Tri-state/ASIC clock
: Register outputs
13. • 0D : Address to G.C. [LSB] Write
14 • 0E "Address to G.C. • Write
15 • OF • Address to G.C. [MSB] Write
Register outputs
• Register outputs
• Register outputs
16 : 10 : Mem to GC Data [LSB] : Read
17 : 11 :MemtoGCData :Read
18 : 12 : Mem to GC Data : Read
19 : 13 : Mem to GC Data [MSB] : Read
: Tri-state/ASIC clock
: Tri-state/ASIC clock
: Tri-state/ASIC clock
: Tri-state/ASIC clock
20 : 14 : GC to Mem Data [LSB] : Write
21 : 15 : GC to Mem Data : Write
22 : 16 : GC to Mem Data : Write
23 : 17 : GC to Mere Data [MSB] : Write
: Register outputs
: Register outputs
: Register outputs
: Register outputs
24 " 18 • GC Address load : Signal
25 • 19 "GC Address read • Signal
26 • 1A : GC Address write • Signal
• F/F ASIC clock
• F/F ASIC clock
• F/F ASIC clock
27 "-IB •None "N/A
28 t lC •None "N/A
29 • 1D "None "N/A
30 • 1E "None N/A
31 " IF "None "N/A
: NOT USED
: NOT USED
: NOT USED
: NOT USED
: NOT USED
Operational Description
The following section describes the steps required to setup the various operating
modes of the MBC ASIC.
HIPPI to SCSI Transfer:
1) Write Reset to the Mode Register.
2) Write a starting address to the memory address register (if desired).
This consists of writing registers 13, 14, 15 with data and writing 24 to
load.
3) Establish a HIPPI connection by externally controlling the destination
chip (refer to HIPPI data sheet).
4) Write HIPPI to SCSI to the Mode Register. This causes the transfer
to begin.
5) Disconnect HIPPI channel (if desired).
SCSI to HIPPI Transfer:
1) Write Reset to the Mode Register.
2) Write a starting address to the memory address register (if desired).
This consists of writing registers 13, 14, 15 with data and writing 24 to
load.
3) Write transfer counter with (248 - number of bytes) to be transferred.
4) Write the I-Field to register 4.
5) Write Memory_to_HIPPI to the Mode Register.
6) Establish a HIPPI connection by externally controlling the source chip.
7) Write SCSI to HIPPI to Mode Register. This causes the transfer to begin.
8) Disconnect HIPPI channel (if desired).
GC to SCSI Transfer:
1) Write Reset to the Mode Register.
2) Write GC to Memory to the Mode Register.
3) Write Address to registers 13, 14, 15 and load with a write to register 24.
4) Write Data to registers 20, 21, 22, 23 and load with a write to register 26.
(At this point data will be written to memory at the specified address.)
5) Repeat step 3 and 4 for each word written.
6) Write Memory_to_SCSI to the Mode Resister. This will start the data
transfer from memory to the SCSI Processor. Note: the data will be inverted.
GC to HIPPI Transfer:
1) Write Reset to the Mode Register.
2) Write GC to Memory to the Mode Register.
3) Write Address to registers 13, 14, 15 and load with a write to register 24.
4) Write Data to registers 20, 21, 22, 23 and load with a write to register 26.
(At this point data will be written to memory at the specified address.)
5) Repeat step 3 and 4 for each word written.
6) Write transfer counter with (248 - number of bytes) to be transferred.
7) Write the I-Field to register 4.
8) Write Memory_to_HIPPI to Mode Register.
9) Establish a HIPPI Connection by externally controlling the source chip.
Data will be sent from the MBC ASIC to the HIPPI Source chip. Note the
data will be the inversion of what was written to memory.
10) Disconnect HIPPI channel (if desired).
HIPPI to GC Transfer:
1) Write Reset to the Mode Register.
2) Write GC to Memory to the Mode Register.
3) Write starting address to the memory address register.
This consists of writing registers 13, 14, 15 with data and writing 24 to
load. .
4) Establish a HIPPI Connection by externally controlling the destination
chip.
5) Write HIPPI to SCSI to the Mode Register. This causes the transfer to
begin. Data will be transferred from the HIPPI interface to memory.
6) To read the data out of memory via the GC, write GC to Memory to the
Mode Register.
7) Write the starting address by writing registers 13, 14, and 15 with data and
writing register 24 to load.
Load the data into the GC interface data by writing register 24.
Read the data from registers 16, 17, 18, 19. Note: this data will be the
inversion of what is sent from the HIPPI destination chip.
10) Repeat steps 7, 8 and 9 to read each word of memory.
11) Disconnect HIPPI channel (if desired).
8)
9)
SCSI to GC Transfer:
1) Write Reset to the Mode Register.
2) Write GC to Memory to the Mode Register
3) Write starting address to the memory address register.
This consists of writing registe_ 13, 14, 15 with data and writing 24 to load.
4) Write SCSI to HIPPI to the Mode Register. The MBC ASIC is now ready to
accept data from the SCSI Processor. The data will be transferred from the
SCSI interface to the memory.
5) To read the data out of memory via the GC, write GC to Memory to the Mode Register.
6) Write thestartingaddressby writing registers13,14,and 15with dataand
writing register24 to load.
7) Loadthedatainto theGCinterfacedataby writing register24.
8) Readthedatafrom registers16,17,18,19.Note: thisdatawill bethe
inversionof what is sentfrom theSCSIProcessor.
9) Repeatsteps6, 7 and8 to readeachwordof memory.
GC to Memory Transfer:
1) Write Reset to the Mode Register.
2) Write GC to Memory to the Mode Register.
3) Write an address to registers 13, 14, 15 and load with a write to register 24.
4) Write data to registers 20, 21, 22, 23 and load with write to register 26.
(At this point data will be written to memory at the specified address.)
5) Repeat step 3 and 4 for each word written.
6) To read data back, write the address again to registers 13, 14, 15 and load
with a write to register 24.
7) Perform a memory read by writing register 25.
8) The data can then be read back via registers 16, 17, 18, 19.
9) Repeat steps 6, 7 and 8 to read each word.
Reading MBC ASIC Status:
1) Read register 11.
bit 0: Transfer Counter = 0.
bit 1: HIPPI FIFO Empty Flag.
bit 2: Memory Full.
bit 3. Memory Empty.
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U S 2 C u s t O me r D e s i g n S i g n o f f D o c u m e n t
Static Power Calculation Sheet
Spec No: AG8-1INI7 Revision A
Customer Design Name: _- _(
US2 Product Code:
US2 Databook used: _-_- "-_D |o
Supply voltage: VDD = _.O V
Technology Used: tT_.C.._.'b _tq)
Version: EO | _ O_
Temperature range: --_O "_" _-_ C .-_%_
Number of gates" in the design:
Total leakage current for gates: ,a _4/%_
Number of input cells in the design:
Total leakage current for input cells:
Number of output cells in the design:
Total leakage current for output cells:
Number of bl-directlonal I/O cells in the design:
Total leakage current for bi-dir I/O cells:
Number of compiled megacells:
Megacell type: _ < |_°
Megacell type: _%_
Megacell type:
Megacell type:
Total leakage current for megacells:
Number of analogue cells:
_Analogue cell:
Analogue cell:
Analogue cell:
Analogue cell:
Total leakage current for analogue cells:
Total leakage current for device:
ITOT = IGA + IINP +IOUT + IBDR + IMG + IAN
IGA = __ uA
IINP : '_.W uA
IOUT : _ L, uA
IBDR = l?-_ _, uA
Leakage current: _. _ uA
Leakage current: _. _ uA
Leakage current: uA
Leakage current: uA
IMG = _-7 uA
Leakage current:
Leakage current:
Leakage current:
Leakage current:
IAN =
ITOT =
uA
uA
uA
uA
uA
37. 7 uA
Average static output current per output cell: _I_
Static power dissipation per output cell: _
PSOUT = ISOUT * ISOUT * VOL / IOL * 0.001
Total static power dissipation for output cells:
Total static power dissipation:
PSTA = VDD * ITOT * 0.001 + PTOUT
ISOUT =
PSOUT =
PTOUT =
PSTA =
O.Z.. uA
_. _q mW
%2_0. ( ___ mW
IZO, 3"7__- mW
Note that minimum leakaqe is only achieved if:
* All internal tri-states nodes are biased.
* All PLAs are in standby mode and all oscillators are turned off.
* All inputs with pullup are at VDD, all other inputs are at 0 or VDD.
Report generated by : _/_J _'_ Signature : _'-/_. _2
Date
US2 approval by: Signature:
...... .- , Date
AG8-IINI7 - Static Power Calculation Sheet - Revision A
U S 2 C u s t o me r D e s i g n S i g n o f f D o c um e n t
Dynamic Power Calculation Sheet
Customer Design Name:
US2 Product Code:
Spec No: AG8-HNI7 Revision A
Technology Used: _--C_ _ O
P = 9 uW/gate/MHz for ECPDI5
P _ 7 uW/gate/Mllz for ECPDI2
Supply voltage: VDD = _. O
Number of gates in the design:
P = 5 uW/gate/MHz for ECPDI0 (all at VDD = 5V)
P = 4 uW/gate/MHz for ECPD07
V Operating frequency: F = _-_--
Estimated fraction of gates switching simultaneously
(typical 0.20)
Dynamic power dissipation by gates:
PGA = P * F * S * G * 0.001
S = O, _O
PGA = _ 6)(9
Total dynamic power dissipation for compiled
megacells (consult generated datasheets): /_:'_
Total dynamic power dissipation in core:
PCOR = PGA + PMG
Average output capacitance load:
Estimated number of output pads (including bi-dir
I/Os) switching simultaneously:
Operating frequency for outputs:
Total output dynamic power dissipation:
POUT = VDD * VDD * CL * SP * FP / 2000
Total input dynamic power dissipation: <_)
(typical 0 if input cells are included in gate count)
MH z
mW
PMG = 5"_ mW
PCOR=
pF
f
CL = I
sP _ 0
FP = _'---
POUT =
Total dynamic power dissipation for analogue cells:
(consult analogue datasheets)
Total dynamic power dissipation:
PDYN = ( PCOR + POUT + PINP + PAN ) * 0.001
Total static power dissipation:
(from US2 Static Power Calculation Sheet_
Total device power dissipation:
PTOT = PDYN + ( PSTA * 0.001 )
Ambient operatinq temperature:
Package type: _ [_q 5
Junction temperature: TJ = ( PTOT * WP ) 4- T
(%W)
Theta JA of package:
PINP =
Report generated by:
US2 approval by:
_Z
{_7_ 5_ mW
mW
PAN = -- mW
i PDYN = _, 17 w
_- PSTA = /'2--_) mW
PTOT = _. _f_ w
T_ = _b_ c
TP = _ 5-'-- C/W
c
Signature:
Signature:
Date
Date
AG8-HNI7 - Dynamic Power Calculation Sheet - Revision A
VI. Functional Testing
Extensive simulations were performed to verify correct logical operation of the MBC ASIC. These
tests were performed for minimum, typical and maximum propagation delays. All tests were per-
formed before and after layout. The post layout tests included extracted capacitance values used to
estimate wire delays for more accurate simulations. All simulations used the US2 standard cell library
and the Verilog-XL simulator.
Test Limitations
All simulations are limited by the accuracy of the timing models for the standard cells and for the wire
delay estimations. We have a relatively high level of confidence in these models since they have been
extensively used by US2. We did, however, find some problems with the timing of one of the I]O cells
and the flag timing for the FIFO Models. The I]O cell timing was corrected by US2 and we worked
around the FIFO problem by designing our own FIFO flag logic,
The HIPPI source and destinations chips were modelled in Verilog XL by a NASA co-op. These
models are relatively complex. These models are used to provide stimulus to the MBC ASIC model
for testing of the HIPPI interface. The timing of HIPPI signals is critical for correct operation. Al-
though these signals were carefully examined by several individuals there is some risk involved in this
interface since this is the first time these HIPPI models have been used,and their timing was deter-
mined by interpreting the HIPPI Data Sheet.
Similar to the HIPPI interface, the SCSI interface timing was gleamed from data sheets and modelled
in Verilog-XL. This process always involves risk but in this case the risk is minimal due to the rela-
tively simple timing involved in the SCSI interface.
Another limitation of functional simulations is that the number of test patterns written must be limited
keep execution time reasonable. For example, in testing the SCSI to HIPPI data path only a couple of
data bursts were written. Certain test like reading and writing the entire memory were prohibitive due
to extremely long execution times.
Simulation Organization.
The logical organization of the simulation is shown in Figure 5. Verilog models exist for the HIPPI
Channels, The MBC ASIC, and the Memory. The Test Driver provides the stimulus to this circuit and
monitors signal responses to verify correct operations. Detailed signal timing was also verified with
the Cwaves program which graphically displays selected signals. A copy of the Test Driver is given
Appendix B. This test driver shows the detailed timing of all the controls signals required for correct
circuit operation. The Test Driver is organized into eight main tasks which are each described in the
following sections.
Test Driver
Provides stimulus and verifies
correct signal responses.
HIPPI CHANNEL
SOURCE =____
DEST.
MBC ASIC
Figure 5. Functional test organization.
Test 1: GC to Memory Read/Write Test
The GC to Memory Test is designed to verify correct operation of the data path from the GC to the
memory interface as well as the memory chip timing. This test writes three different data patterns to
memory and then reads them back and verifies the patterns read back are correct. The verilog code
which controls this test is fairly straight forward. All code is organized into tasks m a top down
approach. The following code is an exerpt from the test driver.
begin
Sdisplay("- ............................................. in");
$display("Starting GC to Memory Read/Write Test - test l\n");
Sdisplay("- ............................................. \n");
write_GC(mode_reg, RESET_mode);
write_GC(mode_reg, GCtoM_mode);
write_data(patternl,tl_start_addr,tl_end_addr);
check_mem_data(pattern 1 ,tl_start_addr,tl_end_addr, noninvert);
$display(" First pattern test complete.\n");
write_data(pattern2,tl_sta___addr,tl_end_addr);
check_mem_data(pattern2,tl_sta__addr,tl_end_addr, noninvert);
Sdisplay(" Second pattern test complete.\n");
write_data(pattern3,tl start addr,tl_end_addr);
check_mem_data(pattern3,tl_start_addr,tl_end_addr, noninvert);
$display(" Third pattern test complete.\n");
$display("- ........................................... \n");
$display("GC to Memory Read/Write Test Complete.\n");
$display("- ........................................... \n");
end
Chip timing constraints can also be verified within the test driver or within verilog models. The fol-
lowing code segment shows how timing for the memory chips was verified by testing the timing
requirements given in the memory data sheet, ff a setup, width, or recovery time violation occurs and
error message is reported by the test.
specify
specparam
Tcw = 40,
Taw = 40,.
Twp = 35,
Twr = 2,
Tdw = 25,
Tasu = 5,
Taa = 45,
Tacs = 40;
//chip select to end of write
//address valid to end of write
//write pulse width
//write recovery time
//data to end of write
//derived timing req., address to start of write,
//insures address doesn't change during write
//address access time for read
//cs access time
$setup(csl_,
$setup(cs2_,
$setup(cs3_,
$setup(cs4_,
posedge oe_, Tacs);
posedge oe_, Tacs);
posedge oe__,Tacs);
posedge oe__,Tacs);
$width(negedge csl_,
$width(negedge cs2_,
$width(negedge cs3_,
$width(negedge cs4_,
Tcw);
Tcw);
Tcw);
Tcw);
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$setup(addr, posedge write_, Taw);
$width(negedge write_, Twp);
$recovery(posedge write_, addr, Twr);
$setup(data, posedge write_, Tdw);
$setup(addr, negedge write_, Tasu);
endspecify
Test 2: HIPPI to SCSI Test
The HIPPI to SCSI test verifies correct operation of the data path from the HIPPI to SCSI interfaces,
using the memory as a buffer. This test sends a single packet of data with a single burst (256 bytes).
First the MBC ASIC is reset and the address registers to the memory are initialized. The high level
control to connect the HIPPI channel is performed. The connect function is performed independent of
the MBC ASIC and simply establishes a HIPPI channel from the HIPPI Source to the HIPPI
Destination. After a connection is established, an incrementing pattern is written to the HIPPI Source
from the Test Driver. This pattern is transferred through the HIPPI channel and stimulates the HIPPI
interface of the MBC ASIC. Data goes through the MBC ASIC to memory and is read back from
memory and sent to the SCSI interface. The Test Driver performs the necessary handshake to acquire
the data from the SCSI interface. The data is then verified as correct. Finally, a HIPPI disconnect is
p_erformed closing the HIPPI channel and the test terminates.
Test 3: SCSI to HIPPI Test
The SCSI to HIPPI test verifies correct operation of the data path from the SCSI interface, through the
HIPPI interface using the memory and a buffer. This test first resets the MBC ASIC and then initial-
izes the memory address registers. A connection is then established on the HIPPI channel. The
connection requires writing the transfer counter and the I-Field to the MBC ASIC and performing the
high level HIPPI control. The transfer counter is setup to transfer two bursts of data (512 bytes). An
incrementing pattern is then written to the SCSI interface from the Test Driver. This data goes through
the MBC ASIC and then through the HIPPI Channel. Data is acquired by the Test Driver at the HIPPI
Destination chip and verified as correct. A HIPPI disconnect is then performed and the test is
terminated.
Test 4: GC to SCSI Test
The GC to SCSI test writes a datapattern to memory while in GC to Memory mode and then trans-
fers that data to the SCSI interface by changing to Memory to_SCSI mode. This test simulates how
the MBC ASIC might be used to check out the SCSI interface with no HIPPI device connected. The
test acquires the data from the SCSI interface and verifies that it is correct. Several data patterns are
written in this test to verify correct operation independent of data.
After multiplepatternshavebeenwritten,readandverified,thetestwritesenoughdatato fill theSCSI
FIFO andthenteststhat theFIFO full flag is setproperly.Thisconditioncanoccurif theSCSIdrive
is blockingor nothandshakingproperlywith theMBC ASIC.
Test 5: SCSI to GC Test
The SCSI to GC test writes several data patterns into the SCSI interface of the MBC ASIC. These
patterns are then written into memory and then are read back out via the GC interface. The data read
out is verified as correct and the test terminates. This test simulates a setup that could check out the
SCSI interface in the absence of a HIPPI drive.
Test 6: GC to HIPPI Test
The GC to HIPPI test verifies correct operation of the MBC ASIC from the GC interface to the HIPPI
Interface. Data is also transferred through the simulated HIPPI channel so all the high level connect
signals are also simulated. This test first writes a data pattern to memory while in GC to Memory
mode. A connection on the HIPPI channel is established. This connection includes writing the transfer
counter and the I-Field to the MBC ASIC and switching to Memory_to_HIPPI mode. A request_verify
task acquires data at the HIPPI destination after data travels through the MB C ASIC and the HIPPI
channel. Data is verified as correct and the test terminates.
Test 7: HIPPI to GC Test
In this test data are sent to the HIPPI source chip from the Test Driver. Data travels across the HIPPI
Channel to the destination chip. Data then goes into the HIPPI interface of the MBC and into memory.
Data is read out of memory via the GC interface. Memory address registers are first initialized and a
HIPPI connection is established on the channel. An incrementing data pattern is written to the HIPPI
Source chip while in HIPPI to SCSI mode. The data burst is transferred to memory by the MBC
ASIC. The mode is then changed to GC to Memory mode and the data as addressed and read from
memory. The data is then verified as correct and the test terminates.
Test 8: Memory Status Test
This test was design to write memory until it was full and read back the memory full flag to verify that
the flag logic worked properly. Unfortunately writing 4MBytes of data to memory in the simulation
would take days. Instead the Patch Tool was used to force a value in the memory word counter and the
flag was verified. The memory word counter was also shown to increment and decrement correctly by
graphically viewing its operations with CWaves.
Synchronization Test
Most of the functionality of the MBC ASIC can be tested by simulating a single device. One facet of
the chip cannot, however, be tested stand alone. When data is travelling from SCSI to HIPPI, there is
no guarantee the data arriving from multiple SCSI Drives will arrive in sync. In fact, it is highly
unlikely thatit will. Therefore,theMBC ASICsmustsyncupdatafrom multipleSCSIDrivesbefore
sendingit throughtheHIPPIchannel.RememberthatfourMBC ASICsareusedfor one32-bit HIPPI
channel.In this configuration,oneMBC ASIC is a masterandcontrolsthe HIPPIsignalswhile the
othersimply providesdata.Figure6 showstheorganizationof theSynchronizationTest.
SOURC_
Test Driver /
Provides stimulus and verifies
correct signal responses.
HIPPI CHANNEL
SOURCE
MBC ASIC
MBO ASIC
8YNC /
LOGIC _]
Figure 6. Synchronization Test Organization.
To verify that the synchronization logic was working properly, a separate test was devised with two
MBC ASICs working in a master/slave mode and the external synchronization logic (a four input
AND gate and a flip-flop). This test establishes a connection on HIPPI channel and sends data to both
SCSI interfaces out of sync. The MBC ASICs must then synchronize the data and send it through the
HIPPI channel. The data is verified as correct and then the test terminates.
Additional Miscellaneous Testing
In addtion to the testing stated, several other checks are performed to insure correct operation and
timing of the MBC ASIC. Some of the addtional test are as follows:
1) HIPPI Timing checks (from data sheets).
2) SCSI Timing checks (from data sheets).
3) Memory Timing check (from data sheets).
4) HIPPI Errors test (moriitoring of HIPPI source/destination errors).
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VII. Acceptance Testing
Acceptance tests are post fabrication tests that are used to ensure that parts are fabricated without
defects. These tests were designed by the NASA/CNU design team, but verified as correct by US2 at
the foundry. All samples returned to NASA after fabrication passed acceptance testing.
Test Limitations
Ideally, acceptance testing guarantees a fault free design by providing test vectors which identify all
possible stuck-at faults in a circuit. Unfortunately, since no fault analysis tools wereavailable, another
approach was taken. The acceptance tests were design to exercise all major data paths through the
ASIC and verify correct data at the outputs.
Other limitations of the acceptance tests were:
1) The total number of test vectors was limited to 65,535.
2) The data rate was limited to 1MHz.
3) The data timing and sampling was limited as shown in Figure 7 below.
Tests
clock
input
data
output
data
Input data changes ./
on inactive clock edge
/
Data is stobed at 90% of period
Figure 7. Test vector timing.
The Acceptance tests were written in Verilog -XL. Two tasks were provided by US2 to extract the test
vectors and to verify that the extracted vectors would meet US2"s timing requirements. These_task are
called $get_design and $check_design and are called from the test fixture. The result of running the
Verilog Acceptance test is a file of test vectors with expected responses. A total of seven data path
tests were performed along with BIST.
TheMemory to SCSItestwrites five differentpatternsto thememorywhile in GC to Memorymode
andthentransferthedatato theSCSIinterfaceby switchingtoMemory to SCSImode.Thefollow-
ing datapatterns(hex)arewritten:33221100,FFFFFFFF,00000000,AAAAAAAA, 55555555.
TheGC to Memory testwrites.fourdifferenttestpatternsto memory.Thesepatternsareverified as
correctat thememoryinterface.Thepatternsthetestwritesare:55555555,AAAAAAAA, 00000000,
11111111.
TheSCSIto Memory Testwrites four differentpatternsto into theSCSIinterfaceandthesepatterns
areverified at the memory interface ascorrect.The patternswritten were: 33221100,00000000,
55555555,AAAAAAAA.
TheMemory to GC test setsthedatainputsto thememoryinterfaceto five differentpatterns.These
patternsare read via the GC interfaceandverified ascorrect.Thepatternsusedm this testwere:
99887766,(X)(X)(K)_,FFFFFFFF,A_, 55555555.
The HIPPI to Memory testwrites four differentpatternsto theHIPPI interfaceandverifies that the
dataarecorrectat thememoryinterface.Thepatternswrittenare:FF,00, AA, 55.
TheTransferCountertestwritesfive differentdatapatternsto thetransfercounterandthenreadsthe
data back. The patterns written were: FF00AABBCC55, FFFFFFFFFFFF, 000000000000,
AAAAAA_AAAAAA, 555555555555.
T-heMemory to HIPPI testsetsthedatainputson thememoryinterfaceto five different testpatterns.
The systemis put into Memory to HIPPImodeandtestpatternsarereadfrom theHIPPI interface
and verified ascorrect. The patternswrite were:FFFFFFFF,00000000,AAAAAAAA, 55555555,
FF00AA55.
In addition to the datapath checkingperformed,all FIFOs weredesignedwith Built in Self Test
(BIST). The BIST testwasexercisedat thefoundryandall chipsprovidedby US2passedBIST for
both theHIPPI andSCSIFIFOs.
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VIII. DAS Testing
In order to test the new ASICs, NASA/Langley purchased a Tektronix DAS9200. The
DAS9200 is a Digital Acquisition System which can provide input stimulus and output acquisition
capabilities to a complex digital system or chip such as the SODR ASIC. The DAS can be configured
in a variety of ways depending on the acquisition and pattern generation cards installed. The DAS at
NASA/Langley is equipped with:
1 92A96 96-channel by 8K, 100MHz acquisition card
1 92A16 16-channel by 4K, 200MHz acquisition card
1 92S 16 16-channel by 1K, 50MHz pattern generator card
1 92S32T 32-channel by 8K, 50MHz pattern generator card.
These cards can be grouped together to behave as one piece of equipment operating synchronously
(known as a cluster), or each card may be started or stopped individually. This SODR setup uses the
92A96, and the 92S32T cards as a single cluster.
Pattem generator cards supply inputs to the Device Under Test (DUT), in this case a single
SODR MBC ASIC along with a 4MB buffer memory. The 92S16 card is an algorithmic card which
can be programmed to follow a user-defined set of instructions. The 92S32T, on the other hand, sup-
plies vectors (patterns of logical l's and O's) to the DUT. These vectors are generated external to the
DAS, configured for the DAS, and then imported to the DAS. These vectors are available in two
formats: Swave and Ewave. The Swave format provides a vector for every input at a regular interval
such as every edge of the 50MHz clock used by the SODR ASIC. The Ewave format provides a new
vector only when a single input changes or when multiple inputs change.
The DAS9200 can be used stand alone with a 92020XT X-terminal as a front end, but it's uses
are limited. The primary limitation is that the Programmatic Command Language (PCL) tools are not
accessible. This means input stimulus and machine configuration files (Swave and device map files)
must be entered by hand. Other control and configuration capabilities include connection to a RS-232
host, a LAN-connected host, or a GPIB-connected host. Preliminary investigation into setting up the
DAS indicated a need for a network connection for the DAS and 92LANP software (not originally
purchased) in order to communicate and connect to the DAS using the CAEDE Lab's Sun
Workstations. After a conference between Tektronix engineers and NASA personnel, purchase re-
quests for a DAS network IP address, and the 92LANP software were issued. The network connected
DAS can now be accessed and controlled from a SUN workstation on the CAEDE network. FTP is
used to transfer files between the CAEDE workstation and the DAS.
Test Stand
In order to connect and test the SODR ASICs, a test stand or custom circuit board was
required. Time constraints precluded the design and fabrication of a custom printed circuit board.
Instead, a standard IBM-AT expansion card was selected as the basis for a test stand. This was pri-
marily due to the large number and physical size of the connectors required to attach the various
probes of the DAS. This particular ASIC has 12 power and ground pairs, an 8-bit GC data path, a
16-bit SCSI data path, an 8-bit HIPPI data path, and a 32-bit memory data path (with 20-bit address)
along with the associated control and handshake signals. A fulllength card can hold the ASIC, stim-
ulus and output connections for all of the pins, as well as a custom 4M memory daughter board which
was also designed for the SODR ASIC teststand. A diagram showing the physical layout of the SODR
ASIC test stand is shown in Figure TESTSTAND. The daughter board converts the non-standard
0.05" spacing of the 64-pin SIMM memory module sockets to standard 0.1" peff-board spacing, as
well as providing external chip-select logic for the four 256k x 32b SIMM memories. This board was
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laid out and fabricated at NASA/Langley's Microelectronic Fab Shop by Vince Cowling. The board
is connected to the test stand with a 96-pin VME-type connector. By using a memory daughter board,.
the testing process is greatly simplified, since real memory can be used instead of trying to make the
DAS emulate memory. In addition to the memory daughter board, the test stand includes wire-wrap
connections between a LIF (Low Insertion Force) socket for the ASICs and the input/output connec-
tors for the GC, HIPPI, SCSI, and memory pins of the chip. This type of setup facilitates verification
of all possible data paths by reconfiguring the DAS instead of rewiring the test stand.
Another reason for using a PC type card resulted from the development of a PC-interface
which allows a PC to act as the group controller for the SODR ASIC. This interface enables a PC to
pre-load the memory via the GC interface and then perform a block output through either the HIPPI or
SCSI interface. This should prove to be extremely beneficial during subsequent testing.
Vector Generation
The attached samples of the vector generator (Appendix B DASgen.v) and the resultant output
files (*.Swav) were produced using Cadence's Verilog-XL hardware descriptive language (HDL).
Vector generation was broken down into modular, reusable tasks within DASgen.v. This allowed the
functional tests for all possible data paths to be included within one file. Menu selection allows the
generator user to select the appropriate vect.or file (data path) to be created. Statements within the
generator produce vectors, headers, and other information to the desired output file. As can be seen in
DASgen.v, there are seven major tests, as well as tasks to read and write data at each of the interfaces.
The vector generator artificially emulates the required handshake and control timing necessary to in-
teract with different interfaces of the SODR ASIC. Much of this test is an extension of the Verilog
code used in the simulational testing of the SODR chip during the design process. This vector gener-
ator created the necessary vectors in the Tektronix Swave format, while also allowing the use of the
Gwave graphical output tools of Composer to view the vectors and outputs as waveforms. The vectors
themselves are created by sampling the inputs and outputs of DASgen.v at every edge of a 50MHz
clock. This means that the finest separation between events is 10 time units(ns).
In addition to vector files, the DAS requires a Device Map file (DMF). Device map files in-
struct the DAS translator how associate vector signals with specific DAS generation and acquisition
probes. A sample device map file and a sample portion of an Swave file for the H2S test are included.
This file along with a vector file are then sent via FFP to the DAS.
CADTRANS
Once the necessary files have been transferred to the DAS, the DAS Programmatic Command
Language translator CADTRANS is invoked. This translator preforms the mapping between the De-
vice Map file and the Swave vector files as indicated earlier. CADTRANS generates several files
stored and used within the DAS. After CADTRANS successfully compiles both the vector file and the
device map file, the DAS user must set up the clock speed and viewing format for the DAS signals.
The master clock period is adjustable from 10ns to lms. The input and output signals have been
mapped internally by CADTRANS on the DAS, but they must also be defined for viewing on the DAS
display terminal. The display format (binary/decimal/hex) and the relative grouping of both pattern
generators and acquisition signals is done in this manner. _This ability was crucial diie to the number
of different physical connections for each of the specific tests. Once the functionality of the memory
had been verified, acquisition signals could be remapped to different duties monitoring other data and
control signals used in testing the major functional data paths.
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Sample Device Map and Swave File Device Map Files
Device Map File
zeroDelayFilter = on;
bidir reference "PGC"rd_" 0 pos {signal "BiGCBus" [7:0];
bidir reference "PDTREQ" 0 neg {signal "BiHIPPI" [7:0];
module "92S32-1"{
type = s32;
firststot = 7;
num cards = 1;
signal "BiGCBus"[7:0] {testchannel = 1 A [7:0]; }
signal "Clock25" {testchannel = 1 B 8; }
ssgnal "DTREQ" {testchannel = 1 C 8; }
slgnal"NRDEN" {testchanncl= 1 D 8; }
signal "PRegSel"[4:0] {t_stchann¢l= 1 B [4:0]; ]
mgnal"PGCwr_" [testchannel= I B 5; }
slgn,q "PGCrd__" {tcstchannel = 1 B 6; }
stgnal "PRc_t._" { testchannel = 1 B 7; }
m nal"BiHIPPr' [7:0] {_hannel= 1C [7:0]; }
Swave
modulo "92A96-1" {
type = a96;
fi.rst slot = 3;
num._cards = 1;
delay = 2ns;
setup = 0ps;
hold = Ins;
signal "BiGCBus"[7:0] {testchannel = I A0 [7:0];
signal "BiHIPPI"[7:0] {testchannel = 1 D3 [7:0];
}
Vector File
version state 0 1 0 ;
signal Cio0k25 input;
signal PReset_ input;
signal PGCrd_ input;
signal PGCwr_ input;
signal PRegSel [4:0] input;
slgnal BiGCBus [7:0] bidir,
signal PDTREQ input;
signal PNRDEN input;
signal PDREQ output;
signal PSELB [2:0] input;
signal BiHIPPI [7:0] bidir,
O: 0
1:1
2:0
3:1
4:0
5:1
6:0
7:1
8:0
9:1
10:0
1 1 1 xxxxx zzzzzzzz xxxxxxxx 0 1 0 101 zzzzzzzz xxxxxxxx;
1 1 1 xxxxx zzzzzzzz xxxxxxxx 0 1 0 i01 zzzzzzzz xxxxxxxx;
1 1 1 xxxxx zzzzzzzz xxxxxxxx 0 1 0 101 zzzzzzzz xxxxxxxx;
1 1 1 xxxxx zzzzzzz__ xxxxxxxx 0 1 0 I01 zzzzzzzz xxxxxxxx;
1 1 1 xxxxx _ xxxxxxxx 0 1 0 101 zzzzzzzz xxxxxxxx;
1 1 1 xxxxx zzzz__zz xxxxxxxx 0 1 0 t01 zzzzzz_ xxxxxxxx;
I 1 1 xxxxx zzzzzzzz xxxxxxxx 0 1 0 101 zzzzzzzz xxxxxxxx;
1 1 1 xxxxx zzzzzzzz xxxxxxxx 0 1 0 101 zzzzzzzz xxxxxxxx;
1 1 1 xxxxx zzzzzzzz xxxxxxxx 0 1 0 101 zzzzzz_ xxxxxxxx;
1 1 1 xxxxx zzzzzzzz xxxxxxxx 0 1 0 101 zzzzzzzz xxxxxxxx;
1 1 1 xxxxx zzzzzzzz xxxxxxxx 0 1 0101 zzzzzzzzz xxxxxxxx;
Testing
Eight major tests were conducted. These tests checked four major data paths:
GC and Memory: GC to Memory, Memory to GC, GC Read/Write, Transfer Counter
GC and SCSI: GC to SCSI, SCSI to GC
SCSI and HIPPI: SCSI to HIPPI
HIPPI and SCSI: HIPPI to SCSI.
In order to simplify operational testing, sections of the chip were tested individually whenever
possible. To test the operation of the memory daughter board (and to simplify subsequent tests) the GC
and Memory interfaces were tested first. Once they had been proven functional, the-SCSI I/F (working
with the GC I/F) was tested. Lastly the HIPPI I/F was tested in combination with the SCSI I/F by
means of HIPPI->SCSI and SCSI->HIPPI tests. Tests of GCtoHIPPI and HIPPItoGC were not con-
ducted due to the size of the burst (256 words) which had to be sent through any HIPPI data transfer.
The large number of vectors required to test this non critical path precluded further testing. The details
and specifics of each test can be seen in the attached DASgen.v file.
GC / Memory Testing
The GC to Memory, Memory to GC, GC Read/Write, and Transfer Counter tests were done
first in order to verify functional operation and speed limitations of the memory daughter board, the :
GC interface, and the memory interface. These tests write and read different data at a variety of ad-
dresses and address ranges. In addition, the operation of the status register and operation of the
memory at page boundaries is tested. These tests showed that the memory and GC performed suitably
at 50MHz in the following areas:
status register operation with respect to bits indicating memory full and memory not empty,
memory operation at page boundaries,
memory interface operation relative to use with the GC,
GC interface operations,*
transfer counter operation.
The GC interface is used to setup, control, and monitor the SODR chip. The interface is a
memory mapped register design. A register map, regmap.sodr, (ASIC DataSheets) is included in this
report. The chip can be reset by writing a reset code to the GC mode register, or by sending the Reset_
pin low. Memory is written by writing four 8-bit patterns to a 32-bit MtoGC data register, three 8-bit
patterns to a 20-bit address register, and then issuing a code to write the contents of the memory data
register at the memory address register specified. Figures GC2M[a:c] show sample read/write opera-
tions of the GC interface.
Figure GC2M[a] shows a hardware reset (Reset__), a preliminary read of the status register
(RegSel -> 0x0B), three software resets (RegSel -> 0x0C), and then a memory write of data
0x04030201 (RegSel->0xl4, 0x15, 0x16, 0x17) to address 0x00000 (RegSel->0x0D, 0x0E, 0x0F).
Figure GC2M[b] shows the last part of a write to address 0x00004, and then a read of address
0x00000. The memory address registers (0x0D, 0x0E, 0x0F) are loaded with address 0x00000, then a
GC interface load code for the MtoGC register is issued (RegSel->0xl9), and finally the four MtoGC
data registers(RegSel->0x 10, 0xl 1, 0x12, 0x13) _e read out one by one. The data bus reflects inverted
data values which have been stored in memory. This inversion is due to the fact that the SODR ASIC
contains inverting output pads. This is not a problem when the chip is used in one of it's two primary
configurations: HIPPI->SCSI or SCSI->HIPPI. In these two modes the memory is transparent and the
inversion is not visible. When the GC is used as either a input or output path the data will appear
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reversed at the memory. This feature is not a problem since the use of the GC as a data port to access
memory is phmarily a debugging feature of this chip.
Figure GC2M[c] shows the write of data 0x04030201 at addresses 0x00000 through 0x00004.
In addition to the address changing; the memory output enable (Mem_oe) and the memory write
(Mere wr ) signals can also be seen toggling during each of the five writes in this figure.
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Figures GC2M[a:c]
*Ringing problems were encountered intermittently during some READ operations of the GC
interface's MemtoGC registers. These oscillations appear to be related to the test stand and the DAS.
Exhaustive debugging was done to find the cause of this tinging. The noise seemed tooccur primarily
during a read of MemtoGC address 0x13, but was also observed during READ operations at Mem-
toGC addresses 0xl0, 0xl 1, and 0x12 as well. Figures NOISE[a:b] show the results of the noise as
captured on the DAS during a ,_ariety of tests. In Figure NOISE[a] the noise has caused data on
GC_Bus to appear to be 0x00 when it should really be 0x76. The data pattern written was
0x76543210. Figure NOSIE[b] on the other hand, shows where the GC_B us data is stable long enough
to see the proper value 0x76 appear momentarily. Figures NOISE[c:f] show the noise as captured by
the 200MHz digital storage scope. Figures NOISE[c:f] show the GC_RD_ signal on top and a bit of
the GC_Bus on the bottom. These four low READ signals were captured during the read of the four
M2GC registers (0x10-0x13). Note in Figures NOISE[c:d] how the noise occurs on both one READ
(0x13) and all four READs. Figure NOISE[e] shows the oscillations as they were captured with the
DAS in a static state, while Figure NOISE[f] shows four READs without any noise. Many hours of
time were spent trying to resolve this problem. It was found that the chip would remain in this ringing
state even with the chip and the DAS in a static mode (no inputs changing), and would continue to
oscillate with practically all input and output probes removed from the teststand. Since the reading of
data through the GC interface is primarily a debug feature of this chip and the,data appeared to be
intact within the affected registers, further detailed analysis of this phenomenon was not continued.
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Figure XFER[a] shows the WRITE and READ of the five transfer counter registers (RegSel->
0x0A-0x05). The transfer counter keeps track of the number of words transferred during HIPPI->SCSI
and SCSI->HIPPI data transfers. This counter was functional at speed with respect to writing, reading,
and automatic incrementation.
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Figure XFER[a]
GC / SCSI Testing
After the functional operation of the memory and GC interfaces had been verified using the
three GC/Memory tests, the GCtoSCSI test was developed. The relatively simple DMA-style interface
used by the SCSI interface was the next logical feature to be tested. Instead of using the special
single-bit, interfacing/handshaking pod for the DAS (which was delivered late to the project), the
GCtoSCSI and SCSItoGC tests were written so that the tests reflected the response capabilities of the
chip. By allowing the appropriate response time for acknowledgment signals (DACKN) to read and
write requests (DREQ) from outside the chip, the read and write capabilities of the SCSI interface
portion of the chip were verified. (Some noise problems were noted again during GC read operations.)
The GCtoSCSI test involved resetting the chip, loading data into memory, setting the chip into
GCtoSCSI mode, and then monitoring the data subsequently output from the SCSI interface. Figure
GC2S[a] shows the loading of data 0x04030201 (inverted 0xFBFCFDFE) at addresses 0x00000
through 0x00004, and the resultant SCSI output data along with the DREQ, DACKN, and WRN
signals used by the SCSI interface is show in Figure GC2S[b]. An oscilloscope print-out showing a
detail of the DREQ and DACKN timing at 1Mhz is included as Figure GC2S[c]. The GCtoSCSI test
was functional at 50MHz other than the occasional loss of a half word during the read of the last word
from the SCSI I/F. This may be due to the timing associated with the DREQ and DACKN signals
which were not actually handshaking. Internal SCSI I/F FIFO access is directly controlled by these
signals so failure to issue a DACKN for a data request (DREQ) would trigger the appropriate response
from the SCSI DMA interface. This is not believed to be a functional problem.
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Figure GC2S[a] Loading of the GC2S data into memory.
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and DACKN (bottom) signals (oscilloscope).
The SCSItoGC test involved resetting the chip, writing the SCSI//F with data, setting the chip
into SCSItoGC mode, and then doing GC/Memory-style read operations from the memory. The SC-
SltoGC mode of operation places SCSI data in memory in anticipation of outputting the data through
the HIPPI I/F. This test also displayed the same intermittent noise problems seen during the
GC/Memory tests. Again it appeared that the data was successfully transferred despite the noise mon-
itored both by the DAS and an oscilloscope during read-out of the SCSI data through the GC interface.
Figure S2GC[a] shows the data (0x04030201) being written into memory through the SCSI I/F. Both
the SCSI I/F signals (DREQ, DACKN, RDN_) and Memory I/F signals (Mem_oe_, Mem wr .) can
be viewed as the data travels into the SCSI I/F and out the Memory I/F. The Data signal reflects the
lower half-word of the value written into memory.
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Figure S2GC[a] Loading memory during S2GC test.
HIPPI / SCSI Testing
Once the GC, Memory, and SCSI interfaces had been tested incrementally, all that remained
was to implement a test of the HIPPI I/F and to integrate the tests to finally test out the two primary
data paths used by the SODR ASIC (HIPPI->SCSI and SCSI->HIPPI). Both of these tests involve
resetting the chip, loading the data through either the HIPPI or SCSI port and then setting the chip into
the appropriate mode to read data at the other port.
The H2S test appears to be very sensitive to the shape of the two clock signals (25MHz ASIC
clock and the 50MHz SCSI clock) and to the relative timing of the SELB, WRCLK, and the first
HIPPI byte. These clock problems could probably be cleared up using a ground plane circuit bomd and
a clock oscillator chip instead of the DAS clock supplied at the probes. The timing of the SELB and
WRCLK signals would be provided by the actual HIPPI source and destination chips in an actual
circuit. The resolution of the DAS vectors and the DAS acquisition timing may have played a role in
problems encountered during this test. Finer resolution would have moved events off of clock edges.
There were some successes with HIPH->Mem and Mem->SCSI transfers, and although the first byte
was occasionally dropped before getting to memory there were successful tests in which all of the data
was successfully passed through the chip. Successful data transfers were obtained at clock speeds up
to 1MHz. Again the clock appeared to have a significant effect upon the transfer of data. Details of the
two clocks at 1MHz (clean), and 10MHz (spikes) can be seen in Figures H2Sclock[a,b].
Figure H2S[a] show the beginning of the loading of HIPPI data tomemoi-y. The HIPPI signal
shows the data pattern being clocked into the HPPPI I/F while the Data signal shows the lower half of
data being written to memory starting at address 0x00000. The HIPPI data are bytes whose value
increase by one for each byte (ie. 0x01, 0x02, 0x03 ...). This figure also shows how the first byte of
HIPPI data was dropped by the HIPPI I/F. Figure H2S[b] shows the beginning of a HIPPI->SCSI test
in which the first byte was not dropped, (This can be seen were the upper bytes of memory data at
address 0x00000 are 0x0403 which left 0x0201 in the lower bytes.) Figure H2S[c] shows the begin-
ning of the data output through the SCSI 1/I7. The SCSI data can be seen incrementing properly (other
than the first byte) in this figure. The address does not change during this portion of the test since the
SCSI data is being read from the SCSI UF FIFO.
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Figure H2S[a] HIPPI data input and Memory WRITE.
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The SCSItoHIPPI test was successful at 50MHz. This test involves writing data into the SCSI
I/F and then emulating timing of the HIPPI Source/Dest chipsto read data out of the HIPPI I/F. Figure
S2H[a] shows the last part of data 0x04030201 being written into memory through the SCSI I/F.
Figure S2H[b] shows the IFIELD value 0x49 (0xB6) on the HIPPI data bus and then the read out of
HIPPI data which appears as bytes 0x01, 0x02, 0x03,. 0x04. This test perfromed suitably at a speed of
50MHz without problems.
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Figure S2H[a] Loading data into memory through SCSI I/F.
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Figure S2H[b] Reading HIPPI data out during S2H test.
30 -_30 '30
Results
The DAS test results have shown that all of the interfaces in the SODR MBC ASIC to be
operational at speeds up to lus (1MHz). Clock noise onthe DAS probes, as well as timing, memory,
and setup limitations of the DAS, prevented successful tests at 50MHz for most tests of the major data
paths. Many of the problems associated with the noise due to the clocks derived from the DAS as well
as that introduced by the length and number of wire-wrap connections can be reduced or eliminated
with the use of a ground plane circuit board and clock oscillator circuit. The memory limitations on the
DAS cards currently installed (8Kx36b) means that the results of long tests cannot be captured
completely. Instead, triggers must be set so that the desired portions of test can be captured. For large
tests, this may mean several runs to verify all portions of such tests. The fastest speed at which wide
(32b) data can be acquired is 50MHz. Since this was the SODR ASIC's design speed, our sampling
resolution was only two samples per clock cycle. Ideally more samples should be taken every clock
cycle in order to monitor the response timing of the SODR interfaces.
Despite the limitations of the DAS (and our knowledge of it), and the problems with the
teststand, success was made in functionally testing these chips. Results from these tests indicate that
all of the SODR ASIC's data paths will operate at the 50MHz design speed with the use of dedicated
clock circuitry and a custom printed circuit board populated with the actual HIPPI Source and Desti-
nation chips. Noise problems encountered during tests involving the GC interface are believed to be
inconsequential. A table of results is included below.
Test : Best Speed :
GCtoMem : 50MHz
MtoGC : 50MHz
GC Read/Write : 50MHz
Xfer : 50MHz
GCtoSCSI : 50MHz
SCSItoGC : 50MHz
HIPPItoSCSI : 1 MHz
SCSItoHIPPI : 50MHz
Problems : STATUS
: NONE : Functional
: Intermittent noise : Functional
: Intermittent noise : Functional
: NONE : Functional
: NONE : Functional
: Intermittent noise : Functional
: Lost first byte, clock noise : Functional
: NONE : Functional
IX. Recommendations
1) The design process with the front end work provided by NASA and the layout and fabrications
performed by US2 was shown to be viable. Although, two tools could be added into the design flow
to provided greater confidence-in the final devices. A fault coverage tool for generating test vectors
and a critical timing tool for identifying critical data paths.
2) When working closely with a West coast company it is important to establish good communication
early on. Phone, fax, express mail, e-mail, and ftp will all be required over the course of a design.
Electronic communications are very important for information exchange, and were a problem during
this project.
3) It is important to freeze the software version and operating systems version of the system unless
there is a compelling reason to do otherwise. Systems upgrades are never easy with EDA tools and
seem to always result in at least a week of down time.
4) Technical management must be setup before work starts on the project. It should be clear who has
responsibility for what portions of the design work and who has authority over the designers for
technical decisions. Technical reviews should also be regularly scheduled.
X. Conclusions
All work associated with the SODR Memory Buffer Control ASIC Research Grant has been
completed. Specifically:
1) A 144 pin CMOS ASIC was designed and simulated.
2) Ten prototypes were fabricated by US2 and passed acceptance testing.
3) Independent test were run at NASA using a Textonics DAS.
4) The ASIC design process was effectively exercised using NASA tools for
front end design and US2 for layout and fabrication.
5) All work was was document internally and through publication.
6) This final report was completed and submitted to NASA.
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